

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 180 792 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

20.02.2002 Bulletin 2002/08

(51) Int Cl.7: **H01L 21/68, H01L 21/60,**
H01L 23/498

(21) Application number: **00309245.9**

(22) Date of filing: **20.10.2000**

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: **09.08.2000 KR 0046165**

(71) Applicant: **Kostat Semiconductor Co., Ltd.
Mapo-gu, Seoul (KR)**

(72) Inventor: **Gang, Heung-su
Kangnam-gu (KR)**


(74) Representative: **Stanley, David William
Stanleys Intellectual Property Kings Court 12
King Street
Leeds LS1 2HL (GB)**

(54) Semiconductor packaging

(57) A tape having implantable conductive lands, which realizes a new structure in which an organic rigid substrate is removed from a semiconductor package in a semiconductor packaging process, and a method for manufacturing the tape are provided. The tape includes a tape film 110, which can be detached from a semiconductor package after an encapsulation process and serves as a general rigid substrate until the encapsulation process is completed, and implantable conductive lands 112, 114 adhering to the tape film. The tape having

the implantable conductive lands may be manufactured by laminating a foil for the implantable conductive lands on the tape film and performing photolithography, by printing the implantable conductive lands on the tape film, by attaching the implantable conductive lands that are individually made in advance on the tape film and performing lamination, by depositing and patterning a material layer for the implantable conductive lands on the tape film, or by forming seed layers on the tape film and performing electroplating.

FIG. 2



Description**BACKGROUND OF THE INVENTION**

1. Field of the Invention

[0001] The present invention relates to assembly of a semiconductor package, and more particularly, to a tape having implantable conductive lands which is substituted for a rigid substrate during processes for manufacturing a semiconductor package such as a ball grid array (BGA) type package, and a method for manufacturing the same.

2. Description of the Related Art

[0002] Recently, electronic products such as personal computers, cellular phones and camcorders become smaller in size and larger in processing capacity. Accordingly, a semiconductor package which is small in size, large in capacity and compliant with a fast processing speed is fully required. Therefore, semiconductor packages have been transformed from an insertional mounting type including a dual in-line (DIP) package into a surface mounting type including a thin small out-line package (TSOP), a thin quad flat package (TQFP) and a ball grid array (BGA).

[0003] The BGA, among the surface mounting types, has attracted considerable attention since it allows the size and the weight of a semiconductor package to be greatly reduced and relatively high quality and reliability to be achieved among chip scale packages (CSPs).

[0004] Recently, most semiconductor manufacturing companies have developed CSPs and published developed CSPs by unique names. However, the structures of the CSPs are very similar to one another. A BGA type package is a sort of CSP. Every conventional BGA package uses a rigid substrate formed of, for example, polyimide, bismaleimide triazine (BT) resin or FR-4, instead of using a lead frames, as the body of a semiconductor package. Here, the FR-4 is a resin produced by hardening polymer referred to as dicyandiamide, generated as an intermediate of a melamine compound.

[0005] In the rigid substrate, circuit patterns are organically patterned on the front and rear surfaces of an insulation substrate such as polyimide. The circuit patterns are firmly stuck to the insulation substrate with a phenol-based two-side adhesive having an excellent adhesive strength, or a polyimide-based one-side adhesive. The rigid substrate has via-holes formed by piercing the insulation substrate for the interconnection between the circuit patterns, and also includes a solder mask formed of an insulation material for facilitating wire bonding, attachment of external connecting terminals and protection from external damage. Typical BGA packages use solder balls or solder bumps as external connecting terminals, instead of using leads.

[0006] Such a rigid substrate remains within a semi-

conductor package as a part thereof after completion of assembly of the semiconductor package, so it is an obstacle in minimizing the thickness of the semiconductor package. Once in a while, a rigid substrate is eliminated in assembling an improved semiconductor package among the CSPs. However, this case has many difficulties in performing wire bonding, encapsulation and attachment of external connecting terminals.

[0007] FIG. 1 is a sectional view of a typical BGA package using a rigid substrate instead of a lead frame. The structure of a conventional BGA package will be described focusing on the manufacturing processes thereof.

[0008] Referring to FIG. 1, a wafer is cut into individual chips in a sawing process, and thus a chip 2 is prepared for a BGA package. The chip 2 is bonded to a rigid substrate 10 with an epoxy 4 in a die attach process. Bond pads (not shown) of the chip 2 are connected to bond fingers on the rigid substrate 10 through gold wires 6 in a wire bonding process.

[0009] Here, circuit patterns 12 are organically formed on the rigid substrate 10. The circuit patterns 12 formed on the front surface of the rigid substrate 10 are connected to circuit patterns such as solder ball pads 20 formed on the rear surface of the rigid substrate 10 through via-holes 16. Solder masks 14 and 14' for protecting the circuit patterns 12 and for facilitating the attachment of solder balls, i.e., external connecting terminals, are formed on the front and rear surfaces, respectively, of the rigid substrate 10. An insulation substrate 18 constituting the inner portion of the rigid substrate 10 is formed of a BT resin or a plastic resin such as polyimide.

[0010] Subsequently, encapsulation for protecting the chip 2 and gold wires 6 provided on the front surface of the rigid substrate 19 is performed using an epoxy mold compound 8. Then, solder balls 22 which are external connecting terminals are attached to the solder pads 20 on the bottom of the rigid substrate 10. Finally, a strip of BGA packages is cut into individual BGA packages in a singulation process.

[0011] However, the rigid substrate used in a semiconductor packaging process according to the conventional technology has the following problems.

[0012] Firstly, intermediate connectors such as the circuit patterns 12 and 20 formed on the top and bottom of the rigid substrate 10 and via-holes 16 provided between the chip 2 and the external connecting terminals 22 degrade the electrical performance of a BGA package.

[0013] Secondarily, the insulation substrate 18 constituting the rigid substrate 10 remains within a BGA package after the completion of assembly of the BGA package, which limits the reduction of the thickness of a semiconductor package. In other words, there is a limitation in reducing the thickness of a semiconductor package.

[0014] Thirdly, since a process for forming the solder masks 14 and 14' is required to ensure the insulation

between the circuit patterns 12, the manufacturing is complicated.

[0015] Finally, the rigid substrate 10 is very elaborate, so it is very difficult to manufacture it and its price is very high. Therefore, the cost for assembling a BGA package is high.

SUMMARY OF THE INVENTION

[0016] To solve the above problems, it is an object of the present invention to provide a tape having implantable conductive lands, which can be used instead of a rigid substrate during a semiconductor packaging process and does not remain within a semiconductor package after the assembly of the semiconductor package.

[0017] It is another object of the present invention to provide a method for manufacturing the tape having implantable conductive lands for a semiconductor packaging process.

[0018] Accordingly, to achieve the first object of the invention, there is provided a tape for a semiconductor packaging process, including a tape film which can be detached from a semiconductor package after an encapsulation process and serves as a lead frame or a substrate until the encapsulation process is completed, in manufacturing the semiconductor package; and implantable conductive lands adhering to the tape film and each having a first surface and a second surface facing each other, wherein the first surface is attached to the tape film and connected to an external connecting terminal of the semiconductor package, and the second surface adheres to an epoxy mold compound, and wire bonding is performed on the second surface.

[0019] The tape film includes a tape body in a lower portion and an adhesive layer formed on the tape body. A surface treatment layer is preferably formed on the second surface of each implantable conductive land.

[0020] The tape film is formed of a material which does not chemically react with other materials and is not transformed by heat and pressure during the manufacture of the semiconductor package. The tape film may be formed of polymer, paper, metal or a compound including at least one of them.

[0021] The adhesive layer may be formed of an adhesive such as a silicone-resin based adhesive facilitating detachment of the tape film from the implantable conductive lands.

[0022] The implantable conductive lands are preferably formed of copper or an alloy including copper, and the preferred surface treatment layer is a material layer allowing wire bonding.

[0023] To achieve the second object of the invention, there is provided a method for manufacturing a tape having implantable conductive lands for a semiconductor packaging process. The method includes the steps of preparing a tape film serving as a lead frame or a substrate until an encapsulation process is completed, the tape film not being contained within a semiconductor

package; and forming the implantable conductive lands on the tape film.

[0024] The tape film includes a tape body and an adhesive layer, and the adhesive layer is formed of silicone resin-based paste.

[0025] In one embodiment, the step of forming the implantable conductive lands includes the sub-steps of laminating a copper foil on the tape film, forming a first photo mask pattern on the copper foil, performing surface treatment for wire bonding on opening areas of the first photo mask pattern, removing the first photo mask pattern and forming a second photo mask pattern, and performing an etching process using the second photo mask pattern so that only the implantable conductive lands can remain on the tape film.

[0026] In another embodiment, the step of forming the implantable conductive lands includes the sub-steps of printing the implantable conductive lands on the tape film, and performing surface treatment for wire bonding on the printed implantable conductive lands.

[0027] In still another embodiment, the step of forming the implantable conductive lands includes the sub-steps of picking and placing the implantable conductive lands that are made in the outside on the tape film in advance, and laminating the tape film and the implantable conductive lands.

[0028] In yet another embodiment, the step of forming the implantable conductive lands includes the steps of depositing a material layer for the implantable conductive lands on the tape film, and patterning the material layer.

[0029] In still yet another embodiment, the step of forming the implantable conductive lands includes the sub-steps of forming seed layers for the implantable conductive lands on the tape film, and performing electroplating using the seed layers.

[0030] According to the present invention, a tape having implantable conductive lands is used instead of using a rigid substrate, thereby improving the electrical performance of a semiconductor package and reducing the thickness of the semiconductor package. Since the expensive rigid substrate is not used, the manufacturing cost can be reduced, and easy and simplified manufacturing can be realized. Since the path of heat radiation is shortened, the heat conducting characteristics can be improved. Since an electric circuit can be kept short, the electrical characteristics can be improved. Also, a stress problem caused by different thermal expansive coefficients of a rigid substrate and the other parts in a semiconductor package can be restrained.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031] The above objectives and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings in which:

FIG. 1 is a sectional view of a typical ball grid array (BGA) package using a rigid substrate instead of a lead frame;

FIG. 2 is a sectional view of a BGA package using a tape having implantable conductive lands instead of a rigid substrate according to the present invention;

FIG. 3 is a flowchart illustrating the processes of manufacturing a semiconductor package using a tape having implantable conductive lands according to the present invention;

FIGS. 4 and 5 are plan views of tapes having implantable conductive lands according to the present invention;

FIGS. 6 and 7 are plan views of tapes having implantable conductive lands having a modified shape according to the present invention;

FIG. 8 is a partial sectional view of a tape having implantable conductive lands according to the present invention;

FIGS. 9 through 13 are flowcharts illustrating the method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to the present invention; and

FIGS. 14 through 16 are plan views illustrating the structure of a tape having implantable conductive lands in a strip.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

[0032] Preferred embodiments of the present invention will be described in detail with reference to the attached drawings. In this specification, the term semiconductor package is used in the most general sense and is not restricted to a particular semiconductor package such as a ball grid array (BGA). Also, a tape having implantable conductive lands is not limited to a particular shape.

[0033] The spirit and essential features of the present invention can be realized in different ways than those described in the preferred embodiments set forth below. For example, in the preferred embodiments of this specification, an adhesive layer is formed of a silicone-based adhesive, but any material which is not transformed due to thermal and chemical reaction during assembly of a semiconductor package and allows implantable conductive lands to be easily detached from a tape body can be used. In addition, a tape body is formed of polyimide in the preferred embodiments, but any material which is not transformed due to thermal and chemical reaction during assembly of a semiconductor package can be used. Also, a surface treatment layer is formed on one side of an implantable conductive land, but it may not be formed if wire bonding is possible without it. Therefore, the preferred embodiments will be disclosed in descriptive sense only and not for the purpose of limitation.

Application of a Tape Having Implantable Conductive Lands during a Semiconductor Packaging Process according to the Present Invention

[0034] A tape having implantable conductive lands for a semiconductor packaging process is applied to the assembly of a semiconductor package in a completely different way than in applying a conventional rigid substrate. How the tape having implantable conductive lands is applied to the assembly of a semiconductor package will be described first with reference to FIGS. 2 and 3.

[0035] FIG. 2 is a sectional view of a ball grid array (BGA) package using a tape having implantable conductive lands instead of a rigid substrate according to the present invention. FIG. 3 is a flowchart illustrating the processes of manufacturing a semiconductor package using a tape having implantable conductive lands according to the present invention.

[0036] The structure of a semiconductor package, for example, a BGA package, according to the present invention will be described focusing on the processes for assembling the semiconductor package. In a die attach process, a chip 100 is attached to a tape film 110 having implantable conductive lands thereon using an epoxy 102. The implantable conductive lands are composed of an implantable conductive land 114 serving as a heat sink and implantable conductive lands 112 for connection of external connecting terminals.

[0037] In a wire bonding process, bond pads (not shown) of the chip 100 are connected to the implantable conductive lands 112 and 114 through gold wires 106. Here, a surface treatment for the wire bonding is preferably performed on a second surface of each of the implantable conductive lands 112 and 114 opposite to a first surface thereof on which the tape film 110 is attached. For the surface treatment, a surface treatment layer is formed using a single layer of gold, silver or palladium or a compound thereof to facilitate the wire bonding process.

[0038] After the completion of the wire bonding, the resultant structure is encapsulated using an epoxy mold compound 104. Here, the second surfaces of the implantable conductive lands 112 and 114 are adhered to the epoxy mold compound 104. Since an adhesive layer (132 of FIG. 8) which allows easy detachment is included in the tape film 110, the tape film 110 can be detached in the direction of the arrow and removed from the semiconductor package after the completion of the encapsulation.

[0039] As a result, the first surfaces of the implantable conductive lands 112 and 114 are exposed. Solder balls which are external connecting terminals may be attached to the first surfaces. Generally, assembly of semiconductor packages is not performed individually but in a strip units, so a singulation process of dividing a strip into individual BGA packages is finally performed.

[0040] Accordingly, a tape having implantable con-

ductive lands for a semiconductor packaging process serves as a rigid substrate until an encapsulation process, and can then be removed so that the tape can be applied to the assembly of semiconductor packages. The use of the tape is a completely different concept than those of a conventional rigid substrate.

Structure of a Tape Having Implantable Conductive Lands for a Semiconductor Packaging Process according to the Present Invention

[0041] FIGS. 4 and 5 are plan views of tapes having implantable conductive lands according to the present invention. Referring to FIG. 4, a tape having implantable conductive lands for a semiconductor packaging process according to the present invention includes a tape film 110 and implantable conductive lands 112A. The purpose of the tape film 110 is to serve as a conventional rigid substrate during a die attach process, a wire bonding process and an encapsulation process, and is detached from a semiconductor package after the encapsulation process. For this purpose, the tape film 110 includes an adhesive layer (not shown), which is easily detachable, on the surface thereof. Such an adhesive layer is conceptually different from a phenol adhesive or a polyimide-based adhesive used with a conventional rigid substrate. Conventionally, an adhesive is formed to have a great adhesive strength to prevent circuit patterns from being detached from an insulation substrate. However, an adhesive layer used in the present invention is formed of a silicone-based material which can be easily detached and does not leave residue.

[0042] For the circle-shape implantable conductive lands 112A, external connecting terminals may be attached to first surfaces adhering to the tape film 110, and second surfaces are used for wire bonding as in the conventional technology. The present invention has only implantable conductive lands without having circuit patterns used with a conventional rigid substrate. Moreover, the present invention does not need via-holes serving as intermediate connectors between bond pads of a chip and external connecting terminals.

[0043] In the drawing, reference numeral 126 denotes an area where a chip is attached. Here, the circle-shape implantable conductive lands 112A include implantable conductive lands used as heat sinks through which heat is radiated outward, and implantable conductive lands for connection of external connecting terminals.

[0044] Unlike FIG. 4, in which the implantable conductive lands used as heat sinks and the implantable conductive lands for connection of external connecting terminals are formed to have the same structure, in the embodiment of FIG. 5, a single implantable conductive land 114 for a heat sink which is larger than the total area of the heat sinks of FIG. 4 and has a different shape than the implantable conductive lands 112A for connection of an external connecting terminal is formed, thereby improving the heat conductivity. Since the contact area be-

tween the rear surface of a chip and the implantable conductive land 114 used as a heat sink is larger where the chip is attached, heat radiated from the chip can be more effectively removed from the semiconductor package.

[0045] FIGS. 6 and 7 are plan views of tapes having implantable conductive lands having a modified shape according to the present invention. Unlike FIGS. 4 and 5 showing circular implantable conductive lands for connection of external connecting terminals, FIGS. 6 and 7 show rectangular implantable conductive lands 112B for connection of external connecting terminals. The shapes of the implantable conductive lands 112B can be modified into any shape as long as wire bonding and attachment of external connecting terminals can be performed normally. Although a tape having implantable conductive lands for assembling a single semiconductor package is illustrated in each of FIGS. 4 through 7, a strip having a plurality of tapes in rows and columns is used during actual manufacturing processes for facilitating the assembly of a plurality of semiconductor packages. It is apparent that the shape of such a strip can be modified to be suitable for the equipment used in a semiconductor package manufacturing company.

[0046] FIG. 8 is a partial sectional view of a tape having implantable conductive lands according to the present invention. Referring to FIG. 8, a tape according to the present invention includes a tape film 110 and implantable conductive lands 112 and/or 114. The tape film includes a tape body 130 and an adhesive layer 132.

[0047] The tape body 130 may be formed of any material which is not easily deformed by heat, and does not easily chemically react, and thus is not transformed and serves as a conventional lead frame or rigid substrate until an encapsulation process is completed during the assembly of semiconductor packages. Accordingly, a single material such as paper, polymer, a metal or a compound including one of them may be used. A representative material for the tape body 130 is a polyimide film among the polymers. The polyimide film maintains its electrical and mechanical characteristics in a temperature range of -296°C to 400°C and also has an excellent chemical resistivity. However, any material which is not transformed during the assembly of semiconductor packages can be substituted for the polyimide film.

[0048] Since the adhesive layer 132 should be easily detached from a semiconductor package encapsulated with an epoxy mold compound after an encapsulation process, it may be formed of any material which is not easily transformed during the assembly of the semiconductor package and is easily detached, rather than a material having an excellent adhesive strength. Various materials can be used for the adhesive layer 132, but a representative is a silicone-based adhesive.

[0049] In the implantable conductive land 112, a surface treatment layer 142 is formed on a second surface of a conductive land body 140 opposite to a first surface adhering to the tape film 110. The surface treatment layer 142 is provided for allowing wire bonding on the con-

ductive land body 140. Accordingly, the surface treatment layer 142 may be formed of gold, silver, palladium or a compound including at least one of these metals. If the wire bonding is possible without the surface treatment layer 142, the surface treatment layer 142 may not be formed. Here, the conductive land body 140 is formed of copper or an alloy including copper.

Method of Manufacturing a Tape Having Implantable Conductive Lands for a Semiconductor Packaging Process according to the Present Invention

[0050] FIGS. 9 through 13 are flowcharts illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to the present invention.

First Embodiment

[0051] FIG. 9 is a flowchart illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to a first embodiment of the present invention. Referring to FIG. 9, a tape film including an adhesive layer which can be easily detached from a semiconductor package that is encapsulated with an epoxy mold compound in an encapsulation process is prepared. Next, a copper foil used as an implantable conductive land body is laminated on the tape film. A first photo mask pattern exposing areas for implantable conductive lands is formed on the copper foil. A surface treatment is performed on the exposed areas to form surface treatment layers allowing wire bonding. Subsequently, the first photo mask pattern is removed. Next, a second photo mask pattern exposing the remaining portion other than the areas for implantable conductive lands is formed on the copper foil. An etching process is performed using the second photo mask pattern as an etching mask, thereby forming implantable conductive lands.

Second Embodiment

[0052] FIG. 10 is a flowchart illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to a second embodiment of the present invention. Referring to FIG. 10, a tape film including an adhesive layer which can be easily detached from a semiconductor package that is encapsulated with an epoxy mold compound in an encapsulation process is prepared. Next, implantable conductive lands are printed on the tape film with conductive metal paste. A volatile solvent contained in the conductive metal paste is removed by a curing process. Finally, a surface treatment for wire bonding is performed on the printed implantable conductive land.

Third Embodiment

[0053] FIG. 11 is a flowchart illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to a third embodiment of the present invention. Referring to FIG. 11, a tape film including an adhesive layer which can be easily detached from a semiconductor package that is encapsulated with an epoxy mold compound in an encapsulation process is prepared. Unlike the other embodiments, implantable conductive lands are not formed on the tape film but are formed outside. For example, individual implantable conductive lands are prepared in advance by performing stamping in a press. The implantable conductive lands are then placed on the tape film using a pick and place machine. After completely placing all implantable conductive lands, the tape film and the implantable conductive lands are laminated. After completing the lamination, surface treatment is performed on the second surfaces of the implantable conductive lands. If the second surfaces of the implantable conductive lands have been surface-treated outside, the surface treatment can be eliminated.

Fourth Embodiment

[0054] FIG. 12 is a flowchart illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to a fourth embodiment of the present invention. Referring to FIG. 12, a tape film including an adhesive layer which can be easily detached from a semiconductor package that is encapsulated with an epoxy mold compound in an encapsulation process is prepared. A thin film used as an implantable conductive land body is deposited on the tape film using a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method, which are used when a general semiconductor chip is manufactured, and is then patterned by photolithography. Here, the method of depositing and patterning the thin film can be modified in various ways. Finally, surface treatment is performed on the implantable conductive lands.

Fifth Embodiment

[0055] FIG. 13 is a flowchart illustrating a method of manufacturing a tape having implantable conductive lands for a semiconductor packaging process according to a fifth embodiment of the present invention. Referring to FIG. 13, a tape film including an adhesive layer which can be easily detached from a semiconductor package that is encapsulated with an epoxy mold compound in an encapsulation process is prepared. Next, seed layers for implantable conductive lands are formed on the tape film using photolithography, generally used when a semiconductor chip is manufactured. Subsequently, an electroplating process is performed on the tape film having

the seed layers so that the seed layers grow into implantable conductive lands. Finally, surface treatment for wire bonding is performed on the implantable conductive lands.

Structure of a Tape Having Implantable Conductive Lands in a Strip

[0056] FIGS. 14 through 16 are plan views illustrating the structure of a tape having implantable conductive lands in a strip. A tape having implantable conductive lands is formed in a strip when semiconductor packages are actually assembled. Various types of strips can be formed according to a manufacturer's equipment. One embodiment will be described with reference to FIGS. 14 through 16.

[0057] FIG. 14 is a schematic plan view illustrating a strip of tapes having implantable conductive lands according to an embodiment of the present invention. Referring to FIG. 14, four tape strips 150 having implantable conductive lands according to the present invention are provided on a carrier 154 used as a means for conveyance during the manufacture of chip scale packages (CSP). The carrier 154 is formed of metal or plastic polymer. Reference numeral 110 denotes a tape film, reference numeral 152 denotes an area where implantable conductive lands are formed, and reference numeral 156 denotes holes used for moving the carrier 154.

[0058] FIG. 15 is a plan view illustrating one of the four tape strips 150 shown in FIG. 14. Referring to FIG. 15, implantable conductive lands 112 are formed on the tape strip 150 such that 25 semiconductor package units of five in a row and five in a column can be formed. Reference numeral 160 denotes positions through which a cutting saw blade passes in a singulation process.

[0059] FIG. 16 is an enlarged plan view of the portion E of FIG. 15. Referring to FIG. 16, implantable conductive lands 112 for a single semiconductor package are shown, and the shape of each implantable conductive land 112 can be modified in various ways. As shown in circle G illustrating four enlarged implantable conductive lands, a surface treatment layer 142 is not formed on the entire surface of each implantable conductive land 112 but may be formed only on as much area as is necessary to allow wire bonding.

[0060] Therefore, the present invention employing a tape having implantable conductive lands instead of a rigid substrate can achieve the following effects.

[0061] First, the present invention does not require intermediate connectors such as via-holes and circuit patterns within a semiconductor package, thereby improving the electrical performance of the semiconductor package.

[0062] Second, a tape having implantable conductive lands according to the present invention does not remain within a semiconductor package after assembling processes, thereby reducing the thickness of the semiconductor package.

[0063] Third, the present invention does not use a conventionally used expensive rigid substrate, thereby reducing the cost of the manufacture of a semiconductor package.

5 [0064] Fourth, the present invention does not require a process of forming via-holes or a solder mask, thereby simplifying the manufacture of a tape.

10 [0065] Fifth, the path of heat radiating out from the semiconductor chip is shortened by using implantable conductive lands for a heat sink, thereby improving the heat radiating ability of a semiconductor package.

15 [0066] Sixth, conventionally, differences between thermal expansive coefficients of a rigid substrate and other peripheral parts included within a semiconductor package cause a large amount of stress in the semiconductor package. However, the present invention does not include a rigid substrate, thereby solving the above problem.

20 [0067] Seventh, in a conventional singulation process, process defects such as cracks or liftings are formed during sawing for dividing a strip into individual semiconductor packages when a rigid substrate is multi-layered. However, in the present invention using a tape having implantable conductive lands, the process defects described above can be prevented, and sawing

25 can be easily performed, because only an epoxy molding exists in an area which is sawed. Accordingly, the manufacturing yield of semiconductor packages can be improved. In addition, the rate of consumption of a saw blade used in the singulation process can be reduced.

30 [0068] Eighth, a sawing process or a singulation process can be eliminated depending on the structure of a mold.

35 [0069] Although the invention has been described with reference to particular embodiments, it will be apparent to one of ordinary skill in the art that modifications of the described embodiments may be made without departing from the spirit and scope of the invention.

40

Claims

1. A tape for a semiconductor packaging process, comprising:

45 a tape film which can be detached from a semiconductor package after an encapsulation process and serves as a lead frame or a substrate until the encapsulation process is completed; and

50 implantable conductive lands adhering to the tape film and each having a first surface and a second surface facing, wherein the first surface is attached to the tape film and connected to an external connecting terminal of the semiconductor package, and the second surface adheres to an epoxy mold compound, and wire bonding is performed on the second surface.

2. The tape of claim 1, wherein the tape film comprises a tape body in a lower portion and an adhesive layer formed on the tape body.

3. The tape of claim 1, wherein the tape film is formed of a material which does not chemically react and is not transformed by heat and pressure during the manufacture of the semiconductor package.

4. The tape of claim 2, wherein the tape body is formed of one selected from the group consisting of polymer, paper and metal or a compound including at least one of them. 10

5. The tape of claim 4, wherein the polymer is polyimide. 15

6. The tape of claim 2, wherein the adhesive layer is a silicone-resin based adhesive facilitating detachment of the tape film from the implantable conductive lands. 20

7. The tape of claim 1, wherein the implantable conductive lands are formed of one selected from the group consisting of copper and an alloy including copper. 25

8. The tape of claim 1, wherein the second surfaces of the implantable conductive lands are surface-treated for wire bonding.

9. The tape of claim 8, wherein the surface treatment for the wire bonding is performed by forming a film of one selected from the group consisting of gold, silver, nickel and palladium or a material including one selected from the above group. 30

10. The tape of claim 1, wherein the implantable conductive lands include implantable conductive lands serving as a heat sink at portions connected to the bottom of a chip, and implantable conductive lands for connection of external connecting terminals. 35

11. A method for manufacturing a tape having implantable conductive lands for a semiconductor packaging process, the method comprising the steps of: 40

preparing a tape film serving as a lead frame or a substrate until an encapsulation process is completed, the tape film not being contained within a semiconductor package; and forming the implantable conductive lands on the tape film.

12. The method of claim 11, wherein the tape film comprises a tape body and an adhesive layer which can be easily detached from a material adhering thereto. 45

13. The method of claim 12, wherein the adhesive layer is formed of silicone resin-based paste.

14. The method of claim 11, wherein the step of forming the implantable conductive lands comprises the sub-steps of: 50

laminating a copper foil on the tape film; forming a first photo mask pattern on the copper foil; performing surface treatment for wire bonding on opening areas of the first photo mask pattern; removing the first photo mask pattern and forming a second photo mask pattern; and performing an etching process using the second photo mask pattern so that only the implantable conductive lands can remain on the tape film.

15. The method of claim 11, wherein the step of forming the implantable conductive lands comprises the sub-steps of: 55

printing the implantable conductive lands on the tape film; and performing surface treatment for wire bonding on the printed implantable conductive lands.

16. The method of claim 15, wherein the implantable conductive lands are printed with conductive metal paste.

17. The method of claim 11, wherein the step of forming the implantable conductive lands comprises the sub-steps of: 60

forming the implantable conductive lands separately from the tape film; picking and placing the implantable conductive lands on the tape film; and laminating the tape film and the implantable conductive lands.

18. The method of claim 17, wherein one surface of each implantable conductive land facing the other surface adhering to the tape film has been surface-treated for wire bonding.

19. The method of claim 17, further comprising the step of performing surface treatment for wire bonding on the surfaces of the implantable conductive lands after laminating the implantable conductive lands and the tape film. 65

20. The method of claim 11, wherein the step of forming the implantable conductive lands is performed by depositing and patterning a material layer for the im-

plantable conductive lands on the tape film.

21. The method of claim 20, wherein the deposition is performed by a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method. 5

22. The method of claim 20, further comprising the step of performing surface treatment for wire bonding on the surfaces of the implantable conductive lands after forming the implantable conductive lands. 10

23. The method of claim 11, wherein the step of forming the implantable conductive lands comprises the sub-steps of: 15

forming seed layers for the implantable conductive lands on the tape film; and performing electroplating using the seed layers. 20

25

30

35

40

45

50

55

FIG. 1 (PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)		
X	WO 97 39482 A (TESSERA INC) 23 October 1997 (1997-10-23) * figures 1A-1G *	1-23	H01L21/68 H01L21/60 H01L23/498		
X	WO 00 22668 A (DEMEL PETER ;FEIERTAG GREGOR (DE); HEDLER HARRY (DE); PETTER FRANZ) 20 April 2000 (2000-04-20) * figures 3A-3E *	1-23			
X	EP 0 751 561 A (HITACHI CHEMICAL CO LTD) 2 January 1997 (1997-01-02) * figures 1A-1F *	1-23			
X	US 5 200 362 A (SATO TAKEHI ET AL) 6 April 1993 (1993-04-06) * figures 1-4 *	1-23			
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)		
			H01L		
The present search report has been drawn up for all claims					
Place of search	Date of completion of the search	Examiner			
MUNICH	20 March 2001	Bekker, R			
CATEGORY OF CITED DOCUMENTS					
X : particularly relevant if taken alone	T : theory or principle underlying the invention				
Y : particularly relevant if combined with another document of the same category	E : earlier patent document, but published on, or after the filing date				
A : technological background	D : document cited in the application				
O : non-written disclosure	L : document cited for other reasons				
P : intermediate document	& : member of the same patent family, corresponding document				

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 00 30 9245

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
 The members are as contained in the European Patent Office EDP file on
 The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

20-03-2001

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 9739482	A	23-10-1997		US 6001671 A		14-12-1999
				AU 2734997 A		07-11-1997
				US 6093584 A		25-07-2000
WO 0022668	A	20-04-2000		DE 19846662 A		20-04-2000
EP 0751561	A	02-01-1997		US 5976912 A		02-11-1999
				CN 1144016 A		26-02-1997
				WO 9526047 A		28-09-1995
US 5200362	A	06-04-1993		JP 2781020 B		30-07-1998
				JP 3099456 A		24-04-1991
				US 5273938 A		28-12-1993
				US 5239198 A		24-08-1993

EPO FORM 00459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82